- 5 Risultati
prezzo più basso: € 35,39, prezzo più alto: € 69,43, prezzo medio: € 52,46
1
High Performance Embedded Architectures and Compilers - André Seznec
Ordina
da booklooker.de
€ 53,49
Spedizione: € 2,701
OrdinaLink sponsorizzato
André Seznec:

High Performance Embedded Architectures and Compilers - edizione con copertina flessibile

2012, ISBN: 9783540929895

[ED: Taschenbuch], [PU: Springer Berlin Heidelberg], Neuware - This book constitutes the refereed proceedings of the Fourth International Conference on High Performance Embedded Architect… Altro …

Costi di spedizione:Versand nach Deutschland. (EUR 2.70) AHA-BUCH GmbH
2
High Performance Embedded Architectures and Compilers - Seznec, André|Emer, Joel|O\\'Boyle, Michael|Martonosi, Margaret|Ungerer, Theo
Ordina
da AbeBooks.de
€ 48,37
Spedizione: € 0,001
OrdinaLink sponsorizzato

Seznec, André|Emer, Joel|O\\'Boyle, Michael|Martonosi, Margaret|Ungerer, Theo:

High Performance Embedded Architectures and Compilers - edizione con copertina flessibile

2009, ISBN: 3540929894

[EAN: 9783540929895], Neubuch, [PU: Springer Berlin Heidelberg], EMBEDDED SYSTEM MIKROCONTROLLER ADA CLUSTER H.264 MULTITHREADING PROCESSING SCHEDULING SCHEME CODECOMPRESSION EXASCALECOMP… Altro …

NEW BOOK. Costi di spedizione:Versandkostenfrei. (EUR 0.00) moluna, Greven, Germany [73551232] [Rating: 4 (von 5)]
3
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 - Seznec, André (Herausgeber); Emer, Joel (Herausgeber); Ungerer, Theo (Herausgeber); Martonosi, Margaret (Herausgeber); O'Boyle, Michael (Herausgeber)
Ordina
da Achtung-Buecher.de
€ 55,60
Spedizione: € 0,001
OrdinaLink sponsorizzato
Seznec, André (Herausgeber); Emer, Joel (Herausgeber); Ungerer, Theo (Herausgeber); Martonosi, Margaret (Herausgeber); O'Boyle, Michael (Herausgeber):
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 - nuovo libro

2009

ISBN: 3540929894

2009 Kartoniert / Broschiert Embedded System, Mikrocontroller, Computerhardware, Systemanalyse und -design, Rechnerarchitektur und Logik-Entwurf, Ada; cluster; H.264; Multithreading; Pr… Altro …

Costi di spedizione:Versandkostenfrei innerhalb der BRD. (EUR 0.00) MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien
4
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 Volume editor Andre Seznec published on February, 2009 - Andr? Seznec
Ordina
da AbeBooks.de
€ 69,43
Spedizione: € 4,661
OrdinaLink sponsorizzato
Andr? Seznec:
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 Volume editor Andre Seznec published on February, 2009 - edizione con copertina flessibile

2009, ISBN: 3540929894

[EAN: 9783540929895], Neubuch, [PU: Springer], New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000., Books

NEW BOOK. Costi di spedizione: EUR 4.66 PBShop.store US, Wood Dale, IL, U.S.A. [8408184] [Rating: 5 (von 5)]
5
Ordina
da alibris.co.uk
€ 35,39
OrdinaLink sponsorizzato
Theo Ungerer, Joel Emer, Michael Oboyle:
High Performance Embedded Architectures and Compilers: Fourth International Conference, Hipeac 2009, Paphos, Cyprus, January 25-28, 2009 Proceedings - edizione con copertina flessibile

2009, ISBN: 9783540929895

Trade paperback, New, US edition. Satisfaction guaranteed! !, [PU: Springer]

Costi di spedizione:Costi di spedizione aggiuntivi Irving, TX, Basi6 International

1Poiché alcune piattaforme non trasmettono le condizioni di spedizione e queste possono dipendere dal paese di consegna, dal prezzo di acquisto, dal peso e dalle dimensioni dell'articolo, dall'eventuale iscrizione alla piattaforma, dalla consegna diretta da parte della piattaforma o tramite un fornitore terzo (Marketplace), ecc. è possibile che le spese di spedizione indicate da eurolibro non corrispondano a quelle della piattaforma offerente.

Dati bibliografici del miglior libro corrispondente

Dettagli del libro
High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 2009, Procceding ... Science and General Issues, 5409, Band 5409)

This book constitutes the refereed proceedings of the Fourth International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2009, held in Paphos, Cyprus, in January 2009. The 27 revised full papers presented together with 2 invited keynote paper were carefully reviewed and selected from 97 submissions. The papers are organized in topical sections on dynamic translation and optimization, low level scheduling, parallelism and resource control, communication, mapping for CMPs, power, cache issues as well as parallel embedded applications.

Informazioni dettagliate del libro - High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 2009, Procceding ... Science and General Issues, 5409, Band 5409)


EAN (ISBN-13): 9783540929895
ISBN (ISBN-10): 3540929894
Copertina rigida
Copertina flessibile
Anno di pubblicazione: 2009
Editore: Seznec, Andre, Springer
420 Pagine
Peso: 0,650 kg
Lingua: eng/Englisch

Libro nella banca dati dal 2009-02-20T01:12:41+01:00 (Zurich)
Pagina di dettaglio ultima modifica in 2023-09-30T13:17:49+02:00 (Zurich)
ISBN/EAN: 3540929894

ISBN - Stili di scrittura alternativi:
3-540-92989-4, 978-3-540-92989-5
Stili di scrittura alternativi e concetti di ricerca simili:
Autore del libro : seznec, ungerer, michael boyle, marton, emer, michael unger, margaret boyle, joel, andré springer
Titolo del libro: high performance embedded architectures compilers, lecture notes computer science, paphos


Dati dell'editore

Autore: André Seznec; Joel Emer; Michael O'Boyle; Margaret Martonosi; Theo Ungerer
Titolo: Lecture Notes in Computer Science; Theoretical Computer Science and General Issues; High Performance Embedded Architectures and Compilers - Fourth International Conference, HiPEAC 2009
Editore: Springer; Springer Berlin
420 Pagine
Anno di pubblicazione: 2009-01-12
Berlin; Heidelberg; DE
Lingua: Inglese
53,49 € (DE)
54,99 € (AT)
59,00 CHF (CH)
Available
XIII, 420 p.

BC; Hardcover, Softcover / Informatik, EDV/Informatik; Systemanalyse und -design; Verstehen; Informatik; Ada; Cluster; H.264; Multithreading; Processing; Scheduling; Scheme; code compression; exascale computing; heterogenous architectures; hyperthreading; manycore; memory performance; mul; optimization; Computer System Implementation; Arithmetic and Logic Structures; Processor Architectures; Input/Output and Data Communications; Logic Design; Computer Communication Networks; Computerhardware; Rechnerarchitektur und Logik-Entwurf; Netzwerk-Hardware; EA

Invited Program.- Keynote: Challenges on the Road to Exascale Computing.- Keynote: Compilers in the Manycore Era.- I Dynamic Translation and Optimisation.- Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering.- Predictive Runtime Code Scheduling for Heterogeneous Architectures.- Collective Optimization.- High Speed CPU Simulation Using LTU Dynamic Binary Translation.- II Low Level Scheduling.- Integrated Modulo Scheduling for Clustered VLIW Architectures.- Software Pipelining in Nested Loops with Prolog-Epilog Merging.- A Flexible Code Compression Scheme Using Partitioned Look-Up Tables.- III Parallelism and Resource Control.- MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor.- IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor.- A Hardware Task Scheduler for Embedded Video Processing.- Finding Stress Patterns in Microprocessor Workloads.- IV Communication.- Deriving Efficient Data Movement from Decoupled Access/Execute Specifications.- MPSoC Design Using Application-Specific Architecturally Visible Communication.- Communication Based Proactive Link Power Management.- V Mapping for CMPs.- Mapping and Synchronizing Streaming Applications on Cell Processors.- Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors.- Accomodating Diversity in CMPs with Heterogeneous Frequencies.- A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip.- VI Power.- Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture.- Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines.- HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic.- Compiler Controlled Speculationfor Power Aware ILP Extraction in Dataflow Architectures.- VII Cache Issues.- Revisiting Cache Block Superloading.- ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors.- In-Network Caching for Chip Multiprocessors.- VIII Parallel Embedded Applications.- Parallel LDPC Decoding on the Cell/B.E. Processor.- Parallel H.264 Decoding on an Embedded Multicore Processor.

Altri libri che potrebbero essere simili a questo:

Ultimo libro simile:
9783540303176 High Performance Embedded Architectures and Compilers (Conte, Tom Navarro, Nacho Hwu, Wen-mei W. Valero, Mateo Ungerer, Theo)


< Per archiviare...